News Center

Table of Contents

    Category

    Related News

    Wafer-Level Packaging: Fan-In vs Fan-Out and How to Choose
    A smaller die does not always produce an easier package. If the chip still needs the same number of connections,...
    Wafer Dicing: How to Select a Process and Control Edge Chipping
    A wafer can pass electrical test and still lose usable dies during separation. Edge chips, cracks, contamination...
    Flip Chip vs Wire Bonding: Choosing an Interconnect for Your IC Package
    The practical answer to flip chip vs wire bonding starts with the die drawing, not the package label....
    ABF Substrate vs BT Substrate: How to Choose for IC Packaging
    An ABF substrate becomes a strong candidate when a package genuinely needs dense escape routing and several...

    How does ceramic carrier board adapt to the trend of miniaturization and high density interconnection of AI chips?

    We use 3D printed ceramic substrate technology to support the micro-interconnection structure with line width accuracy of ± 5 Μ M and aperture of 50 Μ M, which can carry the heterogeneous integration requirements of HBM 3 memory and AI processor. The chip package volume was reduced by 60%, and the signal delay was reduced to 0.1 P S/MM.

    Share to:

    Facebook
    Twitter
    LinkedIn

    Recommended products