News Center

Table of Contents

    Category

    Related News

    Wafer-Level Packaging: Fan-In vs Fan-Out and How to Choose
    A smaller die does not always produce an easier package. If the chip still needs the same number of connections,...
    Wafer Dicing: How to Select a Process and Control Edge Chipping
    A wafer can pass electrical test and still lose usable dies during separation. Edge chips, cracks, contamination...
    Flip Chip vs Wire Bonding: Choosing an Interconnect for Your IC Package
    The practical answer to flip chip vs wire bonding starts with the die drawing, not the package label....
    ABF Substrate vs BT Substrate: How to Choose for IC Packaging
    An ABF substrate becomes a strong candidate when a package genuinely needs dense escape routing and several...

    How to ensure that each batch of products meets the space-class reliability?

    We implement a three-level space quality control system:

    1.Gene screening: LIBS laser spectroscopy was used to detect the purity of raw material (> 99.9995%)

    2.Dual process certification: IATF 16949 process control + ESA space components standard

    3. Environmental simulation test: pass the MIL-STD-810H vibration test + 1000 hours xenon lamp aging test

    Share to:

    Facebook
    Twitter
    LinkedIn

    Recommended products